

What is claimed is:

1 1. A method of forming a semiconductor device with
2 improved leakage control, comprising:
3 providing a semiconductor substrate having a top
4 surface;
5 forming a trench in said substrate, said trench having
6 a bottom, a first sidewall and an opposite second sidewall;
7 forming a leakage stop implant in said substrate under
8 the bottom of said trench and under and aligned to said
9 second sidewall;
10 filling said trench with an insulator; and
11 forming an N-well in said substrate adjacent to and in
12 contact with said first sidewall, said N-well extending
13 under said trench and forming an upper portion of an
14 isolation junction with said leakage stop implant, said
15 upper portion of said isolation junction located entirely
16 under said trench.

1 2. The method of claim 1, further comprising forming a
2 P-well in said substrate adjacent to and in contact with
3 said second sidewall, said P-well incorporated into said

4 upper portion and forming a lower portion of said isolation
5 junction with said N-well.

1 3. The method of claim 1, wherein said leakage stop
2 implant extends under said trench from said second sidewall
3 toward said first sidewall a distance equal to 10 to 40% of
4 the width of said trench

1 4. The method of claim 1, wherein said leakage stop
2 implant comprises P dopant and the concentration of said P
3 dopant at an interface formed by the bottom of said trench
4 and said substrate is $3E16 \text{ atm/cm}^3$ to $1E17 \text{ atm/cm}^3$.

1 5. The method of claim 4, wherein the concentration of
2 P dopant at about 0.1 micron below said interface under said
3 second sidewall is $1.0E17 \text{ atm/cm}^3$ to $1.5E17 \text{ atm/cm}^3$.

1 6. The method of claim 1, wherein said leakage stop
2 implant is boron implanted to a dose of $2.5E12$ to $5.0E12$
3 atm/cm^2 and at energies of 20 to 40 Kev.

1 7. The method of claim 2, further comprising forming a
2 PFET in said N-well and an NFET in said P-well.

1 8. The method of claim 1, wherein said alignment of
2 said leakage stop implant to said second sidewall of said
3 trench is a self-alignment.

1 9. A method of forming a semiconductor device with
2 improved leakage control, comprising:
3 providing a P doped semiconductor substrate having a
4 top surface;
5 forming a trench in said substrate, said trench having
6 a bottom, a first sidewall and an opposite second sidewall;
7 forming a conformal modulating layer on the top surface
8 of said substrate and on the bottom and first and second
9 sidewalls of said trench, said modulating layer having a
10 outer surface;
11 forming a leakage stop implant in said substrate under
12 the bottom of said trench and under and aligned to the outer
13 surface of said modulating layer on said second sidewall;
14 filling said trench with an insulator; and
15 forming an N-well in said substrate adjacent to and in
16 contact with said first sidewall, said N-well extending
17 under said trench and forming an upper portion of an
18 isolation junction with said leakage stop implant, said
19 upper portion of said isolation junction located entirely
20 under said trench.

1 10. The method of claim 9, further comprising forming a
2 P-well in said substrate adjacent to and in contact with
3 said second sidewall, said P-well incorporated into said
4 upper portion and forming a lower portion of said isolation
5 junction with said N-well.

1 11. The method of claim 9, wherein said leakage stop
2 implant extends under said trench from said second sidewall
3 toward said first sidewall a distance equal to 10 to 40% of
4 the width of said trench

1 12. The method of claim 9, wherein the concentration of
2 P dopant at an interface formed by the bottom of said trench
3 and said substrate is $3E16 \text{ atm/cm}^3$ to $1E17 \text{ atm/cm}^3$.

1 13. The method of claim 12, wherein the concentration
2 of P dopant at about 0.1 micron below said interface under
3 said second sidewall is $1.0E17 \text{ atm/cm}^3$ to $1.5E17 \text{ atm/cm}^3$.

1 14. The method of claim 9, wherein said modulating
2 layer is silicon nitride.

1 15. The method of claim 14, wherein said modulating
2 layer is 40 to 80 nm thick.

1 16. The method of claim 9, wherein said leakage stop
2 implant is selected from the group consisting of boron
3 implanted to a dose of 2.5E12 to 5.0E12 atm/cm2 and at
4 energies of 20 to 40 Kev, boron diflouride implanted to a
5 dose of 2.5E12 to 5.0E12 atm/cm2 and at energies of 80 to
6 180 Kev and indium implanted to a dose of 2.5E12 to 5.0E12
7 atm/cm2 and at energies of 160 to 340 Kev.

1 17. The method of claim 10, further comprising forming
2 a PFET in said N-well and an NFET in said P-well.

1 18. A semiconductor device with improved leakage
2 control, comprising:
3 a P doped semiconductor substrate having a top surface;
4 a STI in said substrate, said STI having a bottom, a
5 first sidewall and an opposite second sidewall;
6 a leakage stop implant in said substrate under the
7 bottom of said STI and under and aligned to said second
8 sidewall; and
9 an N-well in said substrate adjacent to and in contact
10 with said first sidewall, said N-well extending under said
11 STI and forming an upper portion of an isolation junction
12 with said leakage stop implant, said upper portion of said
13 isolation junction located entirely under said STI.

1 19. The semiconductor device of claim 18, further
2 comprising a P-well in said substrate adjacent to and in
3 contact with said second sidewall, said P-well incorporated
4 into said upper portion and forming a lower portion of said
5 isolation junction with said N-well.

1 20. The semiconductor device of claim 18, wherein said
2 leakage stop implant extends under said STI from said second

3 sidewall toward said first sidewall a distance equal to 10
4 to 40% of the width of said STI

1 21. The semiconductor device of claim 18, wherein the
2 concentration of P dopant at an interface formed by the
3 bottom of said STI and said substrate is $3E16 \text{ atm/cm}^3$ to
4 $1E17 \text{ atm/cm}^3$.

1 22. The semiconductor device of claim 21, wherein the
2 concentration of P dopant at about 0.1 micron below said
3 interface under said second sidewall is $1.0E17 \text{ atm/cm}^3$ to
4 $1.5E17 \text{ atm/cm}^3$.

1 23. The semiconductor device of claim 18, further
2 comprising spacers on said first and second sidewalls of and
3 contained within said STI.

1 24. The semiconductor device of claim 23, wherein said
2 spacers are silicon nitride.

1 25. The semiconductor device of claim 18, wherein said
2 STI is filled with TEOS or HDP oxide.

1 26. The semiconductor device of claim 25, further
2 including a liner on said bottom, first sidewall and second
3 sidewall of said STI.

1 27. The semiconductor device of claim 26, wherein said
2 liner is 10 to 30 nm thick thermal oxide.

1 28. The semiconductor device of claim 26, further
2 comprising spacers on said liner over said first and second
3 sidewalls of and contained within said STI

1 29. The semiconductor device of claim 19, wherein said
2 STI is 0.05 to 1 micron in depth and 0.1 to 5 microns in
3 width.

1 30. The semiconductor device of claim 19, further
2 comprising a PFET in said N-well and an NFET in said P-well.

1 31. A method of forming a semiconductor device with improved
2 leakage control, comprising:
3 providing a semiconductor substrate having a top
4 surface;
5 forming a trench in said substrate, said trench having
6 a bottom, a first sidewall and an opposite second sidewall;
7 forming a leakage stop implant in said substrate under
8 the bottom of said trench and under and aligned to said
9 second sidewall;
10 filling said trench with an insulator; and
11 forming a P-well in said substrate adjacent to and in
12 contact with said first sidewall, said P-well extending
13 under said trench and forming an upper portion of an
14 isolation junction with said leakage stop implant, said
15 upper portion of said isolation junction located entirely
16 under said trench.

1 32. The method of claim 31, further comprising forming
2 an N-well in said substrate adjacent to and in contact with
3 said second sidewall, said N-well incorporated into said
4 upper portion and forming a lower portion of said isolation
5 junction with said P-well.

1 33. The method of claim 31, wherein said leakage stop
2 implant extends under said trench from said second sidewall
3 toward said first sidewall a distance equal to 10 to 40% of
4 the width of said trench

1 34. The method of claim 31, wherein said leakage stop
2 implant comprises N dopant and the concentration of said N
3 dopant at an interface formed by the bottom of said trench
4 and said substrate is $3E16 \text{ atm/cm}^3$ to $1E17 \text{ atm/cm}^3$.

1 35. The method of claim 34, wherein the concentration
2 of N dopant at about 0.1 micron below said interface under
3 said second sidewall is $1.0E17 \text{ atm/cm}^3$ to $1.5E17 \text{ atm/cm}^3$.

1 36. The method of claim 31, wherein said leakage stop
2 implant is selected from the group consisting of phosphorous
3 implanted to a dose of $2.5E12$ to $5.0E12 \text{ atm/cm}^2$ and at
4 energies of 20 to 60 Kev and arsenic implanted to a dose of
5 $2.5E12$ to $5.0E12 \text{ atm/cm}^2$ and at energies of 30 to 70 Kev.

1 37. The method of claim 32, further comprising forming
2 an NFET in said P-well and a PFET in said N-well.

1 38. The method of claim 31, wherein said alignment of
2 said leakage stop implant to said second sidewall of said
3 trench is a self-alignment.

1 39. A method of forming a semiconductor device with
2 improved leakage control, comprising:
3 providing an N doped semiconductor substrate having a
4 top surface;
5 forming a trench in said substrate, said trench having
6 a bottom, a first sidewall and an opposite second sidewall;
7 forming a conformal modulating layer on the top surface
8 of said substrate and on the bottom and first and second
9 sidewalls of said trench, said modulating layer having a
10 outer surface;
11 forming a leakage stop implant in said substrate under
12 the bottom of said trench and under and aligned to the outer
13 surface of said modulating layer on said second sidewall;
14 filling said trench with an insulator; and
15 forming a P-well in said substrate adjacent to and in
16 contact with said first sidewall, said P-well extending
17 under said trench and forming an upper portion of an
18 isolation junction with said leakage stop implant, said
19 upper portion of said isolation junction located entirely
20 under said trench.

1 40. The method of claim 39, further comprising forming
2 an N-well in said substrate adjacent to and in contact with
3 said second sidewall, said N-well incorporated into said
4 upper portion and forming a lower portion of said isolation
5 junction with said P-well.

1 41. The method of claim 39, wherein said leakage stop
2 implant extends under said trench from said second sidewall
3 toward said first sidewall a distance equal to 10 to 40% of
4 the width of said trench

1 42. The method of claim 39, wherein the concentration
2 of N dopant at an interface formed by the bottom of said
3 trench and said substrate is $3E16 \text{ atm/cm}^3$ to $1E17 \text{ atm/cm}^3$.

1 43. The method of claim 42, wherein the concentration
2 of N dopant at about 0.1 micron below said interface under
3 said second sidewall is $1.0E17 \text{ atm/cm}^3$ to $1.5E17 \text{ atm/cm}^3$.

1 44. The method of claim 39, wherein said modulating
2 layer is silicon nitride.

1 45. The method of claim 44, wherein said modulating
2 layer is 40 to 80 nm thick.

1 46. The method of claim 39, wherein said leakage stop
2 implant is selected from the group consisting of phosphorus
3 implanted to a dose of $2.5E12$ to $5.0E12$ atm/cm² and at
4 energies of 20 to 60 Kev and arsenic implanted to a dose of
5 $2.5E12$ to $5.0E12$ atm/cm² and at energies of 30 to 70 Kev.

1 47. The method of claim 40, further comprising forming
2 an NFET in said P-well and a PFET in said N-well.

1 48. A semiconductor device with improved leakage
2 control, comprising:

3 an N doped semiconductor substrate having a top
4 surface;

5 a STI in said substrate, said STI having a bottom, a
6 first sidewall and an opposite second sidewall;

7 a leakage stop implant in said substrate under the
8 bottom of said STI and under and aligned to said second
9 sidewall; and

10 a P-well in said substrate adjacent to and in contact
11 with said first sidewall, said P-well extending under said
12 STI and forming an upper portion of an isolation junction
13 with said leakage stop implant, said upper portion of said
14 isolation junction located entirely under said STI.

1 49. The semiconductor device of claim 48, further
2 comprising an N-well in said substrate adjacent to and in
3 contact with said second sidewall, said N-well incorporated
4 into said upper portion and forming a lower portion of said
5 isolation junction with said P-well.

1 50. The semiconductor device of claim 48, wherein said
2 leakage stop implant extends under said STI from said second
3 sidewall toward said first sidewall a distance equal to 10
4 to 40% of the width of said STI

1 51. The semiconductor device of claim 48, wherein the
2 concentration of N dopant at an interface formed by the
3 bottom of said STI and said substrate is $3E16 \text{ atm/cm}^3$ to
4 $1E17 \text{ atm/cm}^3$.

1 52. The semiconductor device of claim 51, wherein the
2 concentration of N dopant at about 0.1 micron below said
3 interface under said second sidewall is $1.0E17 \text{ atm/cm}^3$ to
4 $1.5E17 \text{ atm/cm}^3$.

1 53. The semiconductor device of claim 48, further
2 comprising spacers on said first and second sidewalls of and
3 contained within said STI.

1 54. The semiconductor device of claim 53, wherein said
2 spacers are silicon nitride.

1 55. The semiconductor device of claim 48, wherein said
2 STI is filled with TEOS or HDP oxide.

1 56. The semiconductor device of claim 55, further
2 including a liner on said bottom, first sidewall and second
3 sidewall of said STI.

1 57. The semiconductor device of claim 56, wherein said
2 liner is 10 to 30 nm thick thermal oxide.

1 58. The semiconductor device of claim 56, further
2 comprising spacers on said liner over said first and second
3 sidewalls of and contained within said STI

1 59. The semiconductor device of claim 49, wherein said
2 STI is 0.05 to 1 micron in depth and 0.1 to 5 microns in
3 width.

1 60. The semiconductor device of claim 49, further
2 comprising an NFET in said P-well and a PFET in said N-well.